Antonia Stefanoiu
Bucharest,Romania
Overview
2
2
years of professional experience
1
1
Certification
Work history
CAD - Layout Engineer for Standard Cell Libraries
Microchip Technology
Bucharest
06.2022 - Current
- Developed standard cell libraries for the CAD department, which included:
- designing simple schematics for logic gates
- creating the layout for standard cells
- generating the netlists required (GDS, CDL, SPICE, LEF)
- conducting back-end checks to ensure all cell views had been created correctly and in accordance to protocol
- creating detailed reports to present project's final status
- working on different process nodes
Education
Master Diploma - Microelectronics and nanoelectronics
Politehnica University
Bucharest /2022 - /2024
Bachelor Degree - Microelectronics, Optoelectronics and Nanotechnologies (MON)
Politehnica University
Bucharest /2018 - /2022
Skills
- Friendly and positive
- Perceptive
- Good listener and communicator
- Team-work oriented
- Motivated
- Punctual
- Stress resistant
- Linux
- Cadence Virtuoso
- Orcad Capture & PCB Editor
- C/C basic
- Python - basic level
- Microsoft Office (Microsoft Excel, Microsoft Word, Microsoft Powerpoint, Microsoft Accsess)
Languages
English
Advanced (C1)
German
Intermediate (B1)
French
Elementary (A2)
Certification
- Cambridge English Level 2 Certicate in ESOL International (First) - Grade A (Level C1)
- ECDL Certificate
- CISCO CCNA1
Projects
Project 1 (Electronic devices and circuits): Design of an RC Oscillator with Wien bridge, making the block diagram, construction of circuit blocks, circuit simulation in Orcad Capture CIS Lite, making the Layout in Orcad PCB Editor Lite, exporting Gerber files
Project 2: Automatic cat feeder - The project included writing the script for the feeder and building it.
Volunteer Experience
University of Electronics, Telecommunications and Information Technology:
- General Culture Contest
- Simulation of the Entrance Exam, 2018 - 2019
- Lip-reading Project: I volunteered for a project that wanted to create a lip-reading algorithm. I helped the team that was designing this algorithm by being one of the volunteers that had to recite a text in front of a recording camera, 2018
Affiliations
- Reading
- Sport - swimming, yoga
- Language learning
Timeline
CAD - Layout Engineer for Standard Cell Libraries
Microchip Technology
06.2022 - Current
Master Diploma - Microelectronics and nanoelectronics
Politehnica University
/2022 - /2024
Bachelor Degree - Microelectronics, Optoelectronics and Nanotechnologies (MON)
Politehnica University
/2018 - /2022
Similar Profiles
Mark ContrerasMark Contreras
Production Specialist at Microchip TechnologyProduction Specialist at Microchip Technology
Patrick J. HazlettPatrick J. Hazlett
Senior Manager, Governance, Risk, Compliance & Insider Threat at Microchip TechnologySenior Manager, Governance, Risk, Compliance & Insider Threat at Microchip Technology
Elias PallaresElias Pallares
PM Technician Level 1 at Microchip TechnologyPM Technician Level 1 at Microchip Technology
Richard HarrisRichard Harris
Process Enhancement Specialist at Microchip technologyProcess Enhancement Specialist at Microchip technology
Ioana MaziluIoana Mazilu
Exchange Trainee at Design&Health Lab, Politecnico di MilanoExchange Trainee at Design&Health Lab, Politecnico di Milano